Abstract-This paper presents the development of an advanced measurement system for real-time characterization of Vortex Induced Vibrations (VIV) in large-scale marine risers. Marine risers play a critical role in offshore oil and gas operations by transporting mud, debris, and hydrocarbons from the reservoir to the surface platform. The mechanical structure of the riser is constantly subject to the effect of vortex shedding produced by seawater flow, which may result in severe oscillations known as VIV. At present, the prediction of this potentially destructive phenomenon is a challenging area of research that has gained special attention. While there have been significant research contributions on vortex induced vibrations on small riser models (8-10 m in length), the number of experiments on large-scale risers is limited, mainly due to technical complexity, logistics, and cost involved in large scale testing. Furthermore, the experiments that have been carried out are often proprietary and their publication in scientific literature has been limited. High mode results have been a challenge since it is generally accepted that at least five accelerometers are required to accurately map a cycle, and most of the riser models have been instrumented with no more than ten or twenty accelerometers due to the associated technical challenges. The advanced system described herein is modular and has been tested with sixty-four accelerometers, theoretically capable of mapping 25 modes of vibration. This is, therefore, a significant development towards understanding the vortex shedding phenomenon at high modes. A complete description and design considerations for this advanced measurement system is presented in this paper. This includes aspects such as system architecture, hardware and software design, mounting procedure, and communication protocol for an actual application.
I. INTRODUCTION
The flow around circular cylinders is subject to vortex shedding and Vortex Induced Vibration (VIV) occurs when the vortex shedding frequency is approximately equal to the structure's natural frequency. High-mode VIV can occur with deepwater marine risers due to their excitation from current forces and high tension. There is a strong need to address deepwater issues on marine risers as offshore oil and gas exploration moves into ever increasing water depths.
In 1976, a VIV test system with 2 accelerometers mounted in a 23 m cable was presented [1] . This system capable of mapping 7 modes was held under constant tension in uniform flow. Using the same model, a similar test was performed by [2] in 1983 at a higher flow velocity using 7 pairs of accelerometers over the 23 m length of cable. Similarly to the results of [1] , a maximum mode number of 7 was reported.
A 267m Kevlar cable using 3 accelerometers was employed to find that its response was similar to that of an infinite string [3] . In a different kind of arrangement, 6 pairs of accelerometers were mounted to a 17.7 m rubber hose and reported a maximum mode number of 11 [4] . Large scale tests involving two composite fiberglass pipes of 61m and 122m long with 33 mm in diameter were conducted [5] . A total of 24 tri-axial accelerometers spaced evenly along the cable were employed reporting a maximum of mode of 25. To date, high mode results from large scale VIV tests have been limited by the length to diameter ratio of models (the aspect ratio), cost, and the technical challenges associated with instrumenting them. The architecture of the measurement system presented in this work provides a relatively inexpensive, modular system that is capable of mapping much higher modes of vibration than has previously been possible and is a significant development towards understanding the vortex shedding phenomenon at high modes. A complete description and design considerations for this advanced measurement system is presented in this paper. This includes aspects such as system architecture, hardware and software design, mounting procedure, and communication protocol for an actual application.
II. SYSTEM ARCHITECTURE A conceptual block diagram of the proposed system is shown in Fig. 1 , where three main components can be identified: sensor terminals based on a Digital Signal Processors (DSP), synchronization module, and a supervisory computer. The sensor modules are distributed inside the test section pipe (i.e., polyethylene) while the synchronization module and computer remains outside (i.e., on the deck of ship). The core of the system is the computer and synchronization module, and the number of sensor modules is selected based on the length of the pipe and the number of mapping modes required for the experiment. As can be deduced from the block diagram in Fig. 1 Fig. 2 . The module is based on a fixed-point Digital Signal Processor (DSP) which performs data acquisition from the sensors and transmits information packages through a Control Area Network (CAN) bus. The selected hardware architecture provides the flexibility required to perform realtime digital signal processing within each module while maintaining low cost ($10 per DSP chip). Precision instrumentation is used to interface the sensors and the Analog to Digital Converter (ADC) of the DSP. In order to supply the processor, signal conditioning, and sensors, the board requires unregulated 12V to 7.5V on its input terminals. As well, each sensor module is connected to the rest of the system through a shared communication bus (CAN) that has been physically implemented with a Category 5e network cable. Since only 2 wires are required for the CAN bus, the additional pairs are used to increase the reliability of the system as described in section IV.
A picture of the electronic module including acceleration, yaw gyro rate, and magnetic compass sensors is shown in Fig. 3 (referred to as full module in this work). Sensors which are not required can be eliminated from the board.
In the application example, one full module is placed every 20 acceleration only modules. Hence, most of the modules in the system only account with a 3-axis accelerometer as the one shown in Fig. 4 When the measurement system is operated with a large r model and several sensor modules, the dimensioning of the power bus wires should be carefully considered. The dc wire must be selected to ensure that the last module in system is supplied with at least the minimum allowed volt (7V for the internal power supply of the sensor module) order to calculate the voltage drop across the any point the power distribution line, the following equation should employed:
where N is the total number of modules, Ik is the curf consumption of module number k, and Rk is the electri resistance of the wire between modules k and k -1. The I resistance, R1, is the resistance of the wire between the pol supply and the first module. The electrical resistance of the wire is computed by using copper resistivity (p), the wire diameter (d) and the dista between modules (1): 
The only variable for design process is the wire diameter, hence the AWG cable was selected to assure that the last module receive a high enough voltage. Thicker wires are more difficult to mount into the PVC pipe and also are heavier. This highlights the importance of minimizing power consumption per module to avoid dealing with impractical wire sizes. As well, the concept of redundancy plays an important role in large scale instrumented risers. Therefore, two or more power lines are strongly recommended in such applications.
IV. SYNCHRONIZATION MODULE The synchronization module is an external subsystem that is preprogrammed by the computer prior to each test. In order to simplify the implementation and reduce the overall cost of the system, the synchronization module is an uninstrumented sensor module. The synchronization module runs a programmable precision timer that triggers the sensors modules simultaneously at the desired sampling rate. This is achieved by sending a periodical synchronization packet through the CAN bus. As a result of receiving the synchronization packet, the sensor modules perform data acquisition of the signal coming from the sensors (i.e. accelerometers). A picture of the synchronization module is presented in Fig. 6 , in which both the computer (DB-9 connector) and the sensor modules (TIA/EIA-568-B connector) are connected to the sync module. A description of the principle of operation of the communication channel is presented in the following section. second) allows a high number of modules (+64) acquiring at high sampling rates (i.e. more than 20Hz). 2) High data integrity: Its arbitration system and error checking protocol assures correct reception of data packets, even with high channel utilization. 3) Real time operation: Due to its arbitration system, the exact duration of each packet transmission can be predicted, hence the bus utilization can be optimally designed. 4) High robustness: CAN physical layer is designed to work under harsh electrical environments, keeping very low transmission error rates. Although the communication bus has a high bandwidth, the data packet transmission must be properly organized in order to allow a high number of modules, operating at high sampling frequencies. The organization is based on assigning a different identification number (ID) to each module. This ID determines the relative time when each module sends its data. Figure 7 shows a simplified timeline of the CAN bus. The experimental test is started by the supervisory computer that sends a Start
Packet. This packet is only received by the Sync Module, and has the information of the sampling period (T). Automatically, the Sync Module programs its internal timer and periodically sends the Sync Packets to the Sensor Modules. All the Sensor Modules receives almost at the same time the Sync Packet, and immediately they acquire the sensors data. Depending on its own ID, each Sensor Module waits for a certain time to send its Data Packet, therefore packet collisions are avoided, and the communication channel is optimally used. The time that each Sensor Module has to wait until it sends its data packet, is a pre-computed value, and depends on the channel speed, the size of the packet to be sent, and the ID number:
where t is the time that the module must wait to send its packet, f is the bitrate in bits per second, and B is the packed size in bits. The exact packet size can be computed by considering the whole packet structure. Each CAN packet has a certain number of fields that are used in its protocol, such as ID number, data size, error checking bits, and the data bits. For more information about the CAN packets structure, see [6] . 
